

# Memory, New Techs and Bandwidth Challenges for Future HPC-Systems

- Jeffrey Vetter
   Oak Ridge National Laboratory
- Thorsten Hoefler ETH Zurich
- Ron Brightwell
   Sandia National Laboratories
- Xian-He Sun (Session Chair) Illinois Institute of Technology







# Deep Memory-Storage Hierarchy and Pace-Matching Data Access

### **Xian-He Sun**

Illinois Institute of Technology <u>sun@iit.edu</u>

A Invited Talk at ISC2019

Scalable Computing Software Lab, Illinois Institute of Technology





# **Hot Issues**

- Big Data
- High Performance and Could Computing
- AI and Deep Learning



12/27/2019

Scalable Computing Software Lab, Illinois Institute of Technology



# The Memory-wall Problem

- Processor performance increases rapidly
  - Uni-processor: ~52% until 2004
  - Aggregate multi-core/manycore processor performance even higher since 2004
- Memory: ~9% per year
  - □ Storage: ~6% per year
- Processor-memory speed gap keeps increasing

Memory-bounded speedup (1990), Memory wall problem (1994)



Source: OCZ

# Solution: Memory Hierarchy & Concurrency



# **Assumption of Current Solutions**

- Memory Hierarchy: Locality
   Concurrence: Data access pattern

   Data stream
- Extremely Unbalanced Operation Latency
- Performances vary largely







## **Existing Memory Metrics**

#### Miss Rate(MR)

• {the number of miss memory accesses} over {the number of total memory accesses}

#### Misses Per Kilo-Instructions(MPKI)

- {the number of miss memory accesses} over {the number of total committed Instructions  $\times$  1000}
- Average Miss Penalty(AMP)
  - {the summary of single miss latency} over {the number of miss memory accesses}
- Average Memory Access Time (AMAT)
  - $\mathbf{AMAT} = \mathbf{Hit time} + \mathbf{MR} \times \mathbf{AMP}$
- □ Flaw of Existing Metrics
  - Focus on a single component or
  - A single memory access

### Missing memory parallelism/concurrency





## APC: a concurrent measurement from memory side

- <u>Access Per memory active Cycle (APC)</u>
   <u>APC = A/T</u>
- APC is measured as the number of memory accesses per memory active cycle or <u>Access Per Memory Active Cycle</u> (APMAC)
  - □ Measure T based on *memory (active) cycle*
  - Measure A based on the *overlapping mode*
- Benefits of APC
  - Separate memory evaluation from CPU evaluation
  - **Each memory level** has its own APC value

X.-H. Sun and D. Wang, "APC: A Performance Metric of Memory Systems", ACM SIGMETRICS Performance Evaluation Review, Volume 40, Issue 2, 2012.



### **APC & IPC: Changing Cache Parallelism**



- Changing the number of MSHR entries  $(1 \rightarrow 2 \rightarrow 10 \rightarrow 16)$
- APC still has the dominant correlation, with average value of 0.9656
- AMAT does not correlate with IPC for most applications
  - APC record the CPU blocked cycles by MSHR cycles
  - AMAT cannot records block cycles, it only measure the issued memory requests

D. Wang, X.-H. Sun "Memory Access Cycle and the Measurement of Memory Systems", IEEE Transactions on Computers, vol. 63, no. 7, pp. 1626-1639, July.2014

# **Concurrent-AMAT:** step to optimization

- The traditional AMAT(Average Memory Access Time) :
   AMAT = HitCycle + MR × AMP
- MR is the miss rate of cache accesses; and AMP is the average miss penalty
- **Concurrent-AMAT (C-AMAT):**

 $C-AMAT = HitCycle/C_H + pMR \times pAMP/C_M = 1/APC$ 

- $C_H$  is the hit concurrency;  $C_M$  is the *pure* miss concurrency
- *p*MR and *p*AMP are *pure* miss rate and average *pure* miss penalty
- A pure miss is a miss containing at least one cycle which does not have any hit activity

X.-H. Sun and D. Wang, "Concurrent Average Memory Access Time", in *IEEE Computers*, vol. 47, no. 5, pp. 74-80, May 2014. (IIT Technical Report, IIT/CS-SCS-2012-05)

# Recursive in Memory Hierarchy

#### AMAT is recursive

$$\square AMAT = HitCycle_1 + MR_1 \times AMP_1$$

Where  $AMP_1 = (HitCycle_2 + MR_2 \times AMP_2)$ 

 $\Box \quad AMAT = HitCycle + MR \times (H2 + MR2 \times (H3 + MR3 \times AMP3))$ 

#### C-AMAT is also recursive

$$C-AMAT_1 = \frac{H_1}{C_{H_1}} + MR_1 \times \kappa_1 \times C-AMAT_2$$

Where

$$C-AMAT_{2} = \frac{H_{2}}{C_{H_{2}}} + pMR_{2} \times \frac{pAMP_{2}}{C_{M_{2}}}$$
$$\kappa_{1} = \frac{pMR_{1}}{MR_{1}} \times \frac{pAMP_{1}}{AMP_{1}} \times \frac{C_{m_{1}}}{C_{M_{1}}}$$

#### With Clear Physical Meaning

X.-H. Sun, "Concurrent-AMAT: a mathematical model for Big Data access," HPC-Magazine, May 12, 2014





#### Separation in shared environments







## Data Access Time: AMAT



- Average Memory Access Time (AMAT)
  - $= T_{hit}(L1) + Miss\%(L1)*(T_{hit}(L2) + Miss\%(L2)*(T_{hit}(L3) + Miss\%(L3)*T(memory)))$
- Example: (Latency as shown above)
  - □ *Miss rate: L1=10%, L2=5%, L3=1% (Be careful miss rate definition)*
  - □ AMAT
    - = 2.115



### Data Access Time: C-AMAT



□ *C-AMAT≈ 0.696* 

*L3=0.8%, 400, 300, 16, 12* 





### **Technique Impact Analysis (with C-AMAT)**

Classes	Items	IssueRatio	MR	pMR	AMP	pAMP	C <sub>H</sub>	См	AMAT	C-AMAT <sub>stall</sub>
Hardware techniques	Pipelined cache access	+		$\oplus$	_	$\oplus$	$\oplus$		_	$\oplus$
	Non-blocking caches	+		$\oplus$		$\oplus$		$\oplus$		$\oplus$
	Multi-banked caches	+		$\oplus$		$\oplus$	$\oplus$	$\oplus$		$\oplus$
	Large IW & ROB, Runahead	+		$\oplus$		$\oplus$	$\oplus$	$\oplus$		$\oplus$
	SMT	+	_		-	$\oplus$	$\oplus$	$\oplus$	-	$\oplus$
Compiler techniques	Loop Interchange		+	$\oplus$					+	$\oplus$
	Matrices blocking		+	$\oplus$					+	$\oplus$
	Data and control dependency related optimization						$\oplus$	$\oplus$		$\oplus$
Application techniques	Copy data into local scalar variables and operate on local copies		+	$\oplus$	+	$\oplus$			+	$\oplus$
	Vectorize the code		+	$\oplus$	+	$\oplus$			+	$\oplus$
	Split structs into hot and cold parts, where the hot part has a pointer to the cold part		+	$\oplus$	+	$\oplus$			+	$\oplus$

+ or  $\oplus$  means that the technique improves the factor, – means hurts the factor, and blank means it has no necessary impact. These notions are used in the same manner as that of Hennessy and Patterson [6].

+ means from AMAT (included by C-AMAT too), methods from C-AMAT
 C-AMAT unifies the combined impact of locality and concurrency, and makes concurrency contribution measureable





### What does C-AMAT says?



# *Optimal* = Optimal Loczty + Optimal Concurrence



# What Does C-AMAT Say?

- C-AMAT is an extension of AMAT to consider concurrency
  - C-AMAT can be measured at **each layer** with **APC**
- C-AMAT is data-centric thinking
  - Data access is as important as computing
- High locality may hurt performance
  - The Pure Miss concept
- **Balance** locality, concurrency, overlapping with C-AMAT
- C-AMAT uniquely integrates the joint impact of locality, concurrency, and overlapping for optimization (analysis and measurement)



#### **Traditional AMAT model**

 $CPU-time = IC \times (CPI_{exe} + f_{mem} \times AMAT) \times Cycle-time$ 

Memory stall time

#### **New C-AMAT model**

 $Exec - time = IC \times (CPI_{exe} + f_{mem} \times C - AMAT \times (1 - overlapRatio_{c-m})) \times cycle - time$ Memory stall time  $CPU - time = IC \times \left(CPI_{exe} + f_{mem} \times \frac{pMR \times pAMP}{C_M}\right) \times Cycle - time$ Memory stall time

Only pure miss will cause processor stall, and the penalty is formulated here

Y. Liu and X.-H. Sun, "*Reevaluating Data Stall Time with the Consideration of Data Access Concurrency*," Journal of Computer Science and Technology (JCST), March, 2015

# **Application:** Layered Performance Matching



Yu-Hang Liu, Xian-He Sun, "LPM: Concurrency-driven Layered Performance Matching," in ICPP2015, Beijing, China, Sept. 2015.



# **Quantify Mismatching: with C-AMAT**

$$LPMR_{1} = \frac{IPC_{exe} \times f_{mem}}{APC_{.}}$$
$$LPMR_{2} = \frac{IPC_{exe} \times f_{mem} \times MR_{1}}{APC_{2}}$$
$$LPMR_{3} = \frac{IPC_{exe} \times f_{mem} \times MR_{1} \times MR_{2}}{APC_{3}}$$

- C-AMAT measures the request and supply at each layer
- C-AMAT can increase supply with effective concurrency
- Mismatch ratio directly determines memory stall time

Y. Liu, X.-H. Sun. "LPM: A Systematic Methodology for Concurrent Data Access Pattern Optimization from a Matching Perspective," IEEE Transactions on Parallel and Distributed Systems (IEEE TPDS), June 2019





### S C

#### **New C-AMAT model**

$$CPU-time = IC \times \left(CPI_{exe} + f_{mem} \times \frac{pMR \times pAMP}{C_M}\right) \times Cycle-time$$
Memory stall time

Only pure miss will cause processor stall, and the penalty is formulated here

#### The Relation of LPMR and Stall time

 $CPU - time = IC \times CPI_{exe} \times (1 + \kappa_1 \times LPMR_2) \times Cycle - time$ 

Memory stall time

Y. Liu and X.-H. Sun, "*Reevaluating Data Stall Time with the Consideration of Data Access Concurrency*," Journal of Computer Science and Technology (JCST), March, 2015

### S C

### Pace Matching Data Access (搏动数据获取)

**No delay data access** (using C-AMAT as the gate to guide and LPM as the global controller for in-situ optimization)



Sun, Xian-He, and Yu-Hang Liu. "Utilizing Concurrency: A New Theory for Memory Wall." In International Workshop on Languages and Compilers for Parallel Computing, pp. 18-23. Springer, Cham, 2016.





### Case study I: Eliminate memory-wall impact

LPM Optimization on Reconfigurable Architecture:  $T_1$  = 1.52,  $T_2$  = 2.14

Configuration		A	В	С	D	E
	Pipeline issue width	4	4	6	8	8
	IW size	32	64	64	128	96
	ROB size	32	64	64	128	96
Sluice Width	L <sub>1</sub> cache port number	1	1	2	4	4
	MSHR numbers	4	8	16	16	16
	L <sub>2</sub> cache interleaving	4	8	8	8	8
Mismatching	LPMR <sub>1</sub>	8.1	6.2	2.1	1.2	1.4
degree	LPMR <sub>2</sub>	9.6	9.3	3.1	1.6	1.9

Increased data access performance for more than **150 times** with the LPM algorithm



### **Case I Discussion**

- GEM5 & DRAMSim2 are integrated with added C-AMAT component
  - 410.bwaves benchmark from SPEC CPU 2006



- Stall time was > 60%, optimized to < 1%
  - Stall time reduction (memory performance improvement) is 150 times
     Execution time speedup 2.5 (100/40)
  - If beginning is 70%, then speedup is 230 times (0.7/0.003)
  - If beginning is 90%, then speedup is 900 times (0.9/0.001)
- The stall time reduction
  - Application dependent
  - Including computing and data access overlapping
  - LPM can be used in **task scheduling** in a heterogeneous environment
  - Can be used to determine the optimal number of layers







## **Memory Sluice Gate Theory**

# It is mathematically correct, but under the assumptions

- The application has sufficient data locality & concurrency
- The system has sufficient hardware to support the data locality & concurrency
- The architecture needs to be elastic
  - Even for a given application may have different data access patterns

# It is a framework for solving the memory-wall problem

- O Do not need to wait for technology improvement
- O Guide technology improvements



# **Application of Sluice-Gate Pace Matching**

### Architecture Design and Configuration

- Co-Design for data intensive computing
- FPGA, ASIC, GPU utilization

### System Design and Optimization

- O Deep memory hierarchy
- O Data concurrency considered scheduling and optimization
- O Compiler technology
- Algorithm Design and Optimization
  - O Explore data concurrency
  - O Memory-centric programming

### File system is the last level of memory

Y-H Liu & Xian-He Sun, "*C*^2-bound: A Capacity and Concurrency driven Analytical Model for Manycore *Design*," in Proc. of the ACM/IEEE SC'15, Austin, USA, Nov. 2015.

# **Current Work: Deep Memory-Storage Hierarchy**

- Application-aware I/O optimization (HDF5)
- Smart, selective, multilayers, softwarehardware, memory-IO
- (Dynamic) Customized optimization
- Following the C-AMAT memory and pathmatchng model



Kougkas, A., H. Devarajan, and X.-H. Sun. "Hermes: a heterogeneous-aware multi-tiered distributed I/O buffering system," in Proceedings of the 27th International Symposium on High-Performance Parallel and Distributed Computing (ACM HPDC), pp. 219-230, ACM, 2018.



- A new, multi-tiered, distributed caching platform that:
  - Enables, manages, and supervises I/O operations in the Deep Memory and Storage Hierarchy (DMSH).
  - Offers selective and dynamic layered data placement/replacement
  - Is modular, extensible, and performance-oriented.
  - Supports a wide variety of applications (scientific, BigData, etc.,).





Xian-He Sun, Professor sun@iit.edu









- Big data is asking us to rethinking of memory system design
- C-AMAT, LPM, & sluice gate data transfer are new thoughts to meet the needs
- Hermes is a system which breaks the rank of memory & storage
- More challenges and opportunities toward the data-centric system design

