SOFTWARE ENGINEERING AT MOTOROLA SOLUTIONS

Jeff Yakey

Educational background

- 1993 Graduated from Belvidere High School
- 1997 B.A. from Wartburg College, Waverly IA
 - Double major in Computer Science and Mathematics
- 1999 M.S. from Iowa State University in Computer Science
 - Specialized in Algorithmic Robotics

Career at Motorola

- 1999 2002: Japan VLR Group
 - Worked on the MSC/VLR subsystem of the EMX-V CDMA Cellular Switch
 - Embedded real-time software developed in C/C++
 - PPC processor running LynxOS RTOS
- 2002 2003: MMSC project
 - Initial development of the Delivery Manager subsystem of the Multimedia Messaging Service Center
 - Developed in C++ on the HP/Tandem NonStop high availability platform (Guardian OS)

Career at Motorola

- 2003 Present:Repeater Software
 - Product Architect on the G-Series Product Platform, using Enea OSE RTOS
 - High Performance Data Base Radio
 - Public safety TDMA data base radio operating in 25 kHz channels
 - X2 TDMA
 - TDMA voice in 6.25 kHz equivalent channels (2 slots in 12.5 kHz)
 - High Speed Data Base Radio
 - Update to HPD BR to operate in 50 kHz channels
 - Conventional Base Radio
 - Adding analog voice and multi-frequency features

GTR 8000 Expandable Site Subsystem



ASTRO Radio Site Architecture



GTR_8000_Expansion_Diagram_Site_Single_Router

Product/Project Development Process

Motorola M-Gates



- Corporate wide process for market and product line planning with system and product development teams
- Comprised of 16 gates grouped into 5 phases

M13 - Estimation

- Feature requests are generated by business teams, based on customer requests or market analysis
- Technical experts generate a ROM (Rough Order of Magnitude) estimate for FRs
 - Features are estimated in staff-months
- Business teams prioritize features based on customer need and cost
- Features are selected for a system release and locked down

M11 - Scope Lockdown

- System release feature estimates are refined based on further input from system design team
 - High level system design approaches are analyzed
 - Tradeoff is usually between customer needs (extra features) and cost
- Predicted project metrics are generated based on M11 estimates :
 - Project staffing profiles
 - Defect arrival/resolution profiles
 - Test execution profiles

M7 - System Design Complete

- System design team creates L2 requirements, allocated to subsystems
- Feature/product architects participate in L2 design and requirements reviews
- Large features (>500 SM) may follow System Level Agile Process (SLAP)
 - System requirements are developed iteratively
 - Subsystem development teams implement L2 requirements
 - Allows for earlier testing of system integration

System Level Agile Practice (SLAP)



Requirements creation

- Product level (L3) requirements are captured in Telelogic (now IBM Rational) DOORS requirements management tool
 - Requirements database allows embedding of objects (images, tables, etc.)
 - Provides linkage and traceability mechanisms for upstream and downstream requirements
- Inter-product protocols are capture in Interface
 Control Documents (ICDs)

DOORS

🛔 'TR-SS-RMSE-3TRD-SUMMIT Site Requirements' current 8.4 in /CGISS RMSE Database/Documents/Technical Requirements/WSDD/Site Sub-System/3-Level - Site Documents/SUMMIT Site 3TRD 🗖 🗗 🗙											
Elle Edit View Insert Link Analysis Table Iools Liser Motorola Scripts Help											
	- 1° 2° 🗗	J ∰ ^k t-£ 5-,] ⊛ ≫ 🧳 🥵	s 🖞 💞 📙 👿								
View juskey1											
E TR-SS-RMSE-3TRD-SUMMIT S	ID	Slice	SUMMIT Site Requirements	Object Type	Status	Object Short Text	Notes				
There are a second at the second at th	SUMMI		5.1 BTS Interfaces	Comment							
Glossary of Terms	T-3TRD- 100						-				
4 Fixed Radio Subsystem 0	SUMMI		☑ 5111 and Line Interfaces	Comment							
5 SUMMIT BTS Requirement 51 BTS Interfaces	T-3TRD-		S.T.T Early Elite Internaces	0							
⊡ 5.1.1 Land Line Inte	102										
⊡- 5.1.1.1 Physical	T-3TRD-		a 5.1.1.1 Physical Layer	Comment							
⊡-5.1.1.1 An	579										
- The BT	SUMMI		🖥 5.1.1.1.1 Analog Wireline Interfaces	Comment							
When c	T-3TRD-										
- The BT	SUMMI	amia46_04	This section provides requirements for the wireline interfaces used in Analog	- Comment>>	Modifie		The goal of the hard				
- Wnen c The BT	T-3TRD-	CHIIC40-04	Systems. The nomenclature that will be used is a pickup from Quantar. The	- Commenter	d		design is not to requ				
- Each B1	14398		configuration includes a 2-wire configuration, a 4-wire configuration, and an 8-				alignment or calibrati				
- Each B1			wire configuration. The physical lines are labelled L1, L2, L3, and L4. L1 and L3 are inputs to the station, while L2 and L4 are outputs from the station, L1 and L2.				goal is not met, alignment/calibration				
- The GTI			are used to connect to a console; while L3 and L4 are used for special				requirmements will b				
- Each of			applications.				needed				
- All four C	SUMMI	cmic46-04	The BTS shall provide one 2 wire analog wireline interface per analog traffic	Requirement	Accepte	2W Analog	The two-wire interfac				
- All four C	T-3TRD-	child+0+0-0-	channel.	- requirement	d	Wireline	in either the input (i.e				
Both L1.	583					Interface	to-Tx) mode or the o				
- The GTI							depending on the BI				
- The GTI	SUMMI	cmic46-04	When configured for 2-wire operation, the GTR 8000 shall use Line 2 for Tone	- Requirement	Accepte	Use L2 for 2-	aspering				
⊞-5.1.1.1.2 An	T-3TRD-		Remote Control, i.e., TRC and for both Receive and Transmit audio		d	wire connection					
± 5.1.1.1.3 v.a	SUMMI	emie46.04	The PTS shall provide a 4 wire analog wireline interface per analog traffic	Requirement	Accepte	4W/ Analog					
±- 5.1.1.1.5 Ot	T-3TRD-	child+0+0+	channel.	Teoquaronicia	d	Wireline					
± 5.1.1.2 Protocol:	584					Interface					
+- 5.1.2 Air Interfaces	T-3TRD-	cmic46-04	When configured for 4-wire operation, the GTR 3000 shall use L1 for transmit	Requirement	Accepte 4	4-wire	Receive and Transmu				
	13996		duil and Line 2 for receive right		u	Colling on anon.	Telefences to me is				
⊕ - 5.1.5 Time Frequenc	SUMMI	cmic46-04	The BTS shall provide an 8 wire analog wireline interface per analog traffic	🏅 Requirement	Accepte	8W Analog	Two pairs of the 8-w:				
⊕-51.6 SAC Frequence E 1.7 Service Interfe	T-3TRD- 585	bdr011- IT-11, Epic-53, added	channel.		d	Wireline	operates solely as an Tymode), and the of				
+- 5.1.8 Local Controlle	505	allocations				Intenace	pairs operates as an				
							Rx mode).				
	T 3TRD		Each BTS analog wireline interface shall be capable of operating in the half-	Requirement		Half Duplex	This requirement app				
⊕- 5.4 Physical Requirement □ 5.5 Availabilitu	586		duplex mode.			Wireline	wire.				
						Interface Mode					
	SUMMI T 2TPD		Each BTS 4-wire or 8-wire analog wireline interface shall be capable of operating	Requirement		Full-Duplex	This requirement doe				
- 5.8 System Migration	587		in the full duplex mode.			Wireline	apply to 2-whe miten				
E = 5.9 Regulatory Requirem E = 5.10 BTS Operational M						Interface Mode					
⊕-5.11 Costs	SUMMI T 2TPD	cmic46-04	The GTR 8000 input wirelines, Line 1, Line 2 and Line 3, shall provide an input	₄ Requirement	Accepte	Input Line					
. 5.12 Manufacturability	13972		impedance of 600 Orims +7- 1076.		a	Impedance					
- 5.13 Obsolescense	SUMMI	cmic46-04	Both the GTR 8000 output wirelines, Line 2 and Line 4, shall be able to drive a	- Requirement	Accepte	Output Line	The rated levels are :				
⊕ - 5.15 Capacity	T-3TRD-		load of 600 Ohms +/- 10% at the rated levels.		d	Impedance	the other requiremen				
	14498 SUMMI	amia46_04	Fach of the four wireline interfaces 11.12.13 and 14 shall have a DC isolated	Requirement	Accente	Palanced	TIA 968 provides de				
🗈 6 System Features THIS SE 🖵	T-3TRD-	cm1040-04	balanced interface circuit.	< Requirement	d	Interface	TIM 906 provides de				
	•						Þ				
Username: Yakey, Jeffery JYAKEY1 Rea	ad-only mode										

Architecture

- Architecture decomposes feature into major software components
 - Focus is primarily on interfaces and interactions between components
 - L4 Requirements are written to formalize these interactions, and are traced to L3 requirements
 - Goal is to write requirements that can be unit tested
- Architecture and design patterns are used throughout products
 - Layers pattern
 - Active Object and Capsule (UML RT) patterns

GTR Layered Architecture



Repeater Software Agile Process

- Based on Scrum agile process
- Development teams work in 5 week iterations
- Best team size is 4-6 developers
- Iterative Lifecycle
 - Rapid feedback and learning in short cycles
- Collaborative Teaming
 - Teams produce better results than individuals
 - Manage themselves to make better decisions
- Development continuously validates quality

Agile Practices

- Agile Project Management
- Automated Testing
- Continuous Integration
- Customer Proxy
- Daily Stand-Up
- Iterative & Incremental Development (IID)
- Paired Development
- Refactoring
- Retrospectives
- Test-Driven Development (TDD)

Calendar for Agile Development

5 Week Iteration Calendar							
Sunday	Monday	Tuesday	Wednesday	Thursday	Friday	Saturday	
				<u>Team Lead</u> <u>Coordination</u> <u>Meeting</u>	<u>Kickoff</u>		
	Legacy Walkthrough Scenario Scrub	<u>Design Blitz</u>	<u>Planning</u> <u>Game</u>		<u>Informal</u> <u>Design</u> <u>Review</u>		< Establish Design
	<u>Planning</u> <u>Game</u>	Start TDD		Design/AR <u>FTR</u>			< Lockdown Design
	<u>Planning</u> <u>Game</u>		<u>Complete</u> <u>TDD</u>	<u>Prepare</u> <u>Packets</u>	<u>Code</u> Walkthrough		< Implementation
		Test FTR		Code FTR			< FTR/Rework
		Postmortem			<u>Kickoff</u>		< Pad Week

Development tools

- □ C++/C/PPC Assembly
- Rational Clearcase (Configuration Management)
- Rational Rose Realtime (UML)
 - Auto-code generation
- Cppunit/RoseRT Capsule test framework
 - Automated unit test execution
- Electric Cloud e-make/Commander
 - Automated/parallel build utilities
 - Formerly used CruiseControl
- Codewarrior Debugger/PowerTAP JTAG
- Perl/Python (automation scripts, data processing, testing)
- Wikis

Rational RoseRT – Structure

Diagrams



Rational RoseRT – Capsules

Rational Rose RealTime - CvBR.rtmdl - [Structure Diagram: RxCallApplication / RxCallApplication {read-only}]	
Eile Edit Parts View Browse Build Report Tools Add-Ins Window Help	_ @ ×
D ☞ ■ ● ½ ☜ № ∽ ∽ ↗ 為 ॼ ℱ ┖ □ 日 品 ╬ 2º 比 횗 ⁰ 耳 ← 및 ┖ ፬ ? №	
* / AnalogCallPot : RicCallAnalogCallPot : RicCallAnalogRicCallPot : RicCallAnalogRicCallPot : RicCallPetronalityHandlerPot : RicCallPetronalityHandlerPotocol : RicCallPetronalityHandlerPotocol	+ / RFDstPort : RFDstRxCallProtocol + / dbRxCallProtocol : dbRxCallProtocol + / rxPersonalityHandler : RxCallPersonalityHandlerProtocol Port : RxCallPersonalityHandlerProtocol + / RFStatusPort : dbRxNacValidatorProtocol + / RFStatusPort : RFStatusRxNacValidatorProtocol
Ba Structure & State: Top	
i nor Heip, press ni	NUM /

Rational RoseRT – State Machines



Rational RoseRT – Message Sequence Charts



Formal Technical Review (FTR)

- Peer review process
- All deliverables (requirements, ICDs, design, code) are required to be reviewed
- Improved quality reduces cost of fixing escaped defects

Project Management Tools

Version One (Agile Project Management Suite)
 ClearQuest (Defect Management)
 Metrics data collected from tools

Sample Agile Project Metrics



Data Valid As Of

Internal

Sample Defect Prediction/Backlog



GLS/Box Test

Generic Link Simulator

- Motorola developed automated product test framework
- Primarily intended for network protocol testing (message sending/receiving)
- Extended to include RF capabilities
 - Vector Signal Analyzer (VSA)
 - Vector Signal Generator (VSG)
 - OTA Protocol Parsers/Formatters

GLS/Box Test Phase

Connections GPIP To Switch LAN GPIP Site CTRL B Site CTRL A ENET Link To Switch LAN . EXT Site CTRL TX Site CTRL A Site CTRL B Link Status Xmit Status EXT FREQ BR RF Analog VSA (Vector Signal Analyzer) RF GPIP RIG VSG (Vector Signal Generator) To Switch LAN To Switch LAN 🔶 Sound Card GLS GLS Window Linux Box Box

Phase2 GLS Setup -

M5 - Product Development Complete

- M5 Goals
 - All feature development is complete
 - All box tests have been executed
 - 90% of box tests must pass
- System test begins
 - Test product and feature interactions
- Primary activities
 - Support system test team
 - Defect Repair

M3/M2 - Product Deployment

- □ All system testing is complete
 - 100% pass rate is the goal
- Software is turned over to factory
 - Installed on newly shipped systems
 - CDs available for customer upgrades
- Final project metrics collected and archived

Software Engineering Skills

Beneficial Coursework

Computer languages

- Exposure to multiple programming paradigms beneficial
- Use appropriate language to solve problems
- More OOP/OOD/Design Patterns would have been useful
- Operating Systems
 - RTOS concepts very useful
- Networking
 - Mobile computing is ubiquitous now

Beneficial Coursework

- Statistics
 - Used in performance modeling and profiling
 - Design For Six Sigma (DFSS)
- Communication and leadership skills
 - Essential to be able to collaborate with colleagues
 - Global collaboration is especially challenging
 - Our biggest problems are usually due to a breakdown in communication

Class work is only the beginning

- Continuous learning is essential
- New languages and frameworks keep emerging
 Skills become obsolete very quickly
- Computing challenges have changed considerably in 12 years
 - Secure programming, Information Assurance, Privacy concerns
 - Multicore and concurrent programming



