

Optimizing network packet processing on modern CPUs: VPP



Who am I?

- Guillaume /gi.jom/
- Software engineer at Cisco Meraki for ~3 years
- Designing and implementing the MX firmware
 - Main focus on data plane & performance

Meraki MX

- Cloud-managed security & routing appliance
 - 2M+ online
- SD-WAN
 - Automated VPN topology
 - Smart uplink usage
- IDS/IPS
- L3/L7 Firewall
- BGP/OSPF support



Routers 101

What's inside a router ?

Traditionally divided in three main components

- Data plane
 - Forwards *data* packets
- Control plane
 - Routing daemons
 - Configures the dataplane (e.g. installs forwarding tables)
- Management plane
 - Handles configuration
 - CLI/SSH/Yang/...

Data plane architectures

- Hardware data planes
 - Dedicated ASICs
 - Maximize performance
 - Energy efficient

Why bother with a software data plane then ?







Software data planes

- Use off-the-shelf processors
 - Economy of scale
 - Performance can be good
 - Energy efficiency can follow as well
- Cloud deployments
 - Can't use ASICs in the cloud
- Deep packet inspection (DPI) is control flow heavy
 - Regular expressions/Reassembly/series of lookups
 - Hard to do in hardware
- Updates are simpler

Examples: Linux, DPDK, VPP, Click...

Example: L2 forwarding in Linux

```
netdev_tx_t br_dev_xmit(struct sk_buff *skb, struct net_device *dev)
```

```
[...]
dest = eth_hdr(skb)->h_dest;
if (is_broadcast_ether_addr(dest)) {
    br_flood(br, skb, BR_PKT_BROADCAST, false, true);
} else if (is_multicast_ether_addr(dest)) {
    [...]
} else if ((dst = br_fdb_find_rcu(br, dest, vid)) != NULL) {
    br_forward(dst->dst, skb, false, true);
} else {
    br_flood(br, skb, BR_PKT_UNICAST, false, true);
}
out:
rcu_read_unlock();
return NETDEV_TX_OK;
```

- Series of function calls: run-to-completion
- DPDK/Click is similar (though DPDK offers another programming model)
- Barebones

{

}

Example: L2 forwarding in VPP

```
static_always_inline uword
l2fwd_node_inline (vlib_main_t * vm, vlib_node_runtime_t * node,
                    vlib_frame_t * frame, int do_trace) {
 from = vlib frame vector args (frame);
 n left = frame->n vectors; /* number of packets to process */
 vlib get buffers (vm, from, bufs, n left);
 while (n left > 0)
   u32 sw if index0;
   ethernet_header_t *h0;
   12fib entry key t key0;
   l2fib_entry_result_t result0;
   sw if index0 = vnet buffer (b[0])->sw if index[VLIB RX];
   h0 = vlib buffer get current (b[0]);
   /* process 1 pkt */
   12fib lookup 1 (msm->mac table, &cached key, &cached result,
                  h0->dst address, vnet buffer (b[0])->l2.bd index, &kev0,
                  /* not used */ &result0):
   I2fwd process (vm, node, msm, em, b[0], sw if index0, &result0, next);
   next += 1; b += 1; n left -= 1;
  }
 vlib buffer enqueue to next (vm, node, from, nexts, frame->n vectors);
 return frame->n vectors;
}
```

.1 1.1 1.

CISCO

Meraki

- Series of nodes processing up to 256 buffers
- Explicit batch support in nodes: enables multiple optimizations (prefetch/unrolling/SIMD...)

9


First steps in VPP

What is VPP ?


- Vector packet processing
- Software dataplane for common architectures (x86-64/aarch64)
- Originally developed by Cisco
 - Open-sourced in 2016, now managed by the Linux Foundation (fd.io)
 - Rumor says it was designed to be the slow-path for a hardware dataplane...
- Performance as 1st class citizen
 - Multithreaded scalability
 - Optimized data-structures (vector/bitmap/pool/hash table/prefix tree)
 - Lots of tooling to gain insight on what's going on during execution
- Used by Intel to showcase performance gains of new architectures
 - Unusual payload as it tends to be backend bound

Example: dummy IP-in-IP tunnel

- Input: L2 frame
- Destination IP lookup to retrieve a tuple of IPs
 - Encapsulate the IP packet inside an IP packet with the retrieved IPs
 - Drop if not present in the table
- Send back to original interface
- RX packet



Example: test setup



Walkthrough

- VPP CLI
- Packet generator config
- show runtime

Optimizing a node



Software data planes (cont.)

- Performance metrics:
 - Throughput: usually packets per seconds (pps), or bits per second (bps) Ο
 - Latency (time spent in router) Ο
 - Multithreading scalability Ο
- Some orders of magnitudes
 - Current CPUs are running around 2-3GHz (so as much cycles per second) Ο
 - Typical workloads: non-crypto: 10Mpps per core; crypto workloads: 1Mpps per core Ο
 - \rightarrow CPU budget is roughly 300 cycles per packet for non-crypto, 3000 for crypto Ο
 - Cache latencies (for Intel haswell) L1: 4 cycles, L2: 12 cycles, L3 ~40-50 cycles, RAM 200 Ο cycles
 - Not much room for cache misses !

1st step: batching

• VPP's signature move (it's in the name !)

Results:

1 buffer: vpp# show runtime Time .8, 10 sec internal node vector rate 1.00 loops/sec 2119944.14 vector rates in 2.1166e6, out 2.1166e6, drop 0.0000e0, punt 0.0000e0 Suspends Name State Calls Vectors Clocks Vectors/Call 3.05e2 demoperf 1683050 1683050 0 1.00 active vpp# show perfmon statistics instructions/packet, cycles/packet and IPC Calls Packets Packets/Call Clocks/Packet Instructions/Packet IPC vpp_main (0) demoperf 4357275 4357275 411.00 1.32 1.00 310.20


252 buffers:

vpp# show runtime Time .8, 10 sec inte vector rates in 1.3							
Name	S	tate Call	s Vector	Suspends	Cloc	ks	Vectors/Call
demoperf	ac	tive	44075 1110	6900	0	7.15e1	252.00
vpp# show perfmo	instructio	ons/packet, cy	cles/packet an Call Clocks/Pa		ono (Pookot	TDO	
vpp_main (0)	Calls Pa	CKELS PACKELS/	Call Clocks/Pa	Ket Instructi	ons/Packet	TLC	
	194750 490	77000 25	2.00 7	.39	108.39	1.52	

1st step: batching

- VPP's signature move (it's in the name !)
 - Increased IPCs
 - Instruction cache is hot
 - Hardware prefetcher can already start kicking in

Processor pipeline




Hot L1 Instruction Cache + Hardware prefetcher + \Rightarrow Less memory stalls and easier for the branch predictor \Rightarrow More instructions in

parallel

Figure 2-3. The Intel[®] Core[™] Microarchitecture Pipeline Functionality

1 step further

- What's the cache behaviour like ?
 - Perfmon (uses CPU performance counters PMU)



Count:

- Cycles
- Cache hits/misses
- Instruction issued/retired
- Branch mispredictions

• …

1 step further

- What's the cache behaviour like ?
 - 2 L1 misses/pkt
 - Non negligible amount of L2 misses per packet

vpp# show perfmor	n statistic:	S				
		cache hits	and misses			
	L1 hit/pkt	L1 miss/pkt	L2 hit/pkt	L2 miss/pkt L	3 hit/pkt L3	miss/pkt
vpp_main (0)						
demoperf	17.08	1.98	1.51	.47	.47	0.00



• What are the memory accesses that trigger this ?

Proper methodology

• Use a profiler to detect hot paths

Proper methodology

- Use a profiler to detect hot paths
 - Vlib_buffer metadata, data and (data 20)

Fix: help the prefetcher

- Hardware instructions to trigger prefetch
 - _mm_prefetch
- Prefetch the memory locations one buffer before they are used

Results

• Much better !

vpp# show runti	ie	.				2,2031
Time 7.1, 10 se	: internal node vector r	ate 252.00 loops/sed	c 59035.79			
vector rates	n 1.4849e7, out 1.4849e.	7, drop 0.0000e0, pu	unt 0.0000e0			
Na	ne State	Calls	Vectors	Suspends	Clocks	Vectors/Call
demoperf	active	418200	105386400	. 0	4.19e1	252.00
C 11					4 50 0	0.00

<pre>vpp# show perfmon statistics</pre>											
		(ache hits	an	d misses						
	L1 hit/p	t L1	miss/pkt	L2	hit/pkt	L2	miss/pkt	L3	hit/pkt	L3	miss/pkt
vpp_main (0)											
demoperf	29.	8	.11		.09		.02		.02		0.00

Wait a minute...

- Only one address was looked up. What happens if there's much more ?
 - 10k addresses with ~uniform distribution
 - ~half of the addresses are on the table

Result

- Cache misses for bihash lookup
 - Let's prefetch !
- ⇒ Important to benchmark with expected workloads

vpp# show runtime Time 1.5, 10 sec internal r	node vector rate 15	51.82 loops/sec 5	2209.17			
vector rates in 1.3171e7,	, out 6.6660e6, dro	op 6.5051e6, punt	0.0000e0			
Name	State	Calls	Vectors	Suspends	Clocks	Vectors/Call
demoperf	active	79950	20147400	0	7.14e1	252.00
drop	active	70050	0050572	a	1 6/e1	124 46

<pre>vpp# show perfmor</pre>	n statistics					
- Weeklike - Weeklike		cache hits	and misses			
	L1 hit/pkt L	1 miss/pkt	L2 hit/pkt	L2 miss/pkt	L3 hit/pkt L3	3 miss/pkt
vpp_main (0)						
demoperf	22.08	.86	.16	.71	.71	0.00
pg-ipput	45 50	2 96	2 56	20	20	0 00

Fix: unroll + help the prefetcher

- Use loop iterations to give time to prefetch
- Opens opportunity for SIMD



• Reduce L2 misses

vpp# show run Time 1.5. 10		vector rate ²	150.97 loops/sec 5	6048.99				
			rop 7.0813e6, punt					
	lame	State	Calls	Vectors	Suspends		Clocks	Vectors/Call
demoperf		active	82000	20664000		0	5.53e1	252.00
drop		ootivo	00000	10200147		0	1 62-1	106 50

vpp# show perfmor	n st	atistics	s									
			C	ache hits	an	d misses						
	L1	hit/pkt	L1	miss/pkt	L2	hit/pkt	L2	miss/pkt	L3	hit/pkt L	.3	miss/pkt
vpp_main (0)												
demoperf		28.08		.99		.93		.06		.06		0.00
		40 00		0 70		0 51		00		00		0.00



• Also lots of branch misprediction !

vpp# show perfmon	statistics				
Bran	ches, branches	taken and mi	s-predictio	ons	
	Branches/call	Branches/pkt	Taken/call	Taken/pkt %	MisPred
vpp_main (0)					
demoperf	2054.36	8.15	1055.52	4.19	06.76
na-input	9212 01	22 11	2012 20	15 12	00 15

Fix: branchless code

- Unpredictable branches trigger lots of rollbacks: important to avoid those
- In our case, lookup fails half of the time: impossible to predict
- Can remove branches with conditional moves:
 - Ternary operator usually gets compiled to those int res = cond ? a : b;
 - Avoids rollback (but can stall it if data is far)

⇒ Can use conditional moves to split the buffers between those who have an entry and those who don't !

Additional topics

- Multi-threading:
 - Avoid contention ⇒ per thread data when possible/fine-grained locking if not
 - Counters
 - Bihash
- Vector instructions (SIMD)
 - Single instruction can perform multiple operations in a reduced number of cycles
 - o 128/256/512bits
 - Accelerated crypto: block size (AES-NI/Armv8 crypto extension)

Recap/Lessons



Common processor pipeline bottlenecks




Figure 2-3. The Intel[®] Core[™] Microarchitecture Pipeline Functionality

Disclaimer

Premature optimization is the root of evil

Optimizing is pretty cool, but it's easy to do it wrong:

- Optimize cold paths \rightarrow limited gains
- Not benchmarking \rightarrow No idea if you are actually optimizing
- Pipeline optimization is not everything: e.g. choosing the right data structures

• ...



https://www.brendangregg.com/perf.html

<u>https://www.intel.com/content/www/us/en/docs/vtune-profiler/cookbook/2024-1/top</u> <u>-down-microarchitecture-analysis-method.html</u> Top-down analysis to identify bottlenecks

https://www.ciscolive.com/c/dam/r/ciscolive/emea/docs/2020/pdf/BRKARC-2003.p df ASR 9000 system architecture

Questions ?

